CSC B58 Winter 2017 Final	Student Number:	1			I			
Examination								
Duration — 2 hours and 50 minutes	UTORid:		1	 		1	 I	
Aids allowed: none								

Last Name:

First Name:

#### Question 0. [1 MARK]

Read and follow all instructions on this page, and fill in all fields appropriately.

## Do **not** turn this page until you have received the signal to start. (Please fill out the identification section above) Good Luck!

This exam is double-sided, and consists of 7 questions on 20 pages (including this one). When you receive the signal to start, please make sure that you	# 0:/ 1
have all pages.	# 1:/ 5
• If you use any space for rough work, indicate clearly what you want	# 2:/ 5
marked.	# 3:/ 4
• Draw a smiley face in the bottom right corner of this page	# 4:/ 4
• Do not remove any pages from the exam booklet.	# 5:/ 6
• Don't draw a smiley face, instead write "Hi Brian" in the bottom right corner of this page (good thing you kept reading huh?)	# 6:/12
• All code must include full documentation. Undocumented code will	# 7:/13
not be graded.	TOTAL:/50

## Question 1. [5 MARKS]

Assuming that  $Q_0$  starts low, complete the following timing diagram



## Question 2. [5 MARKS]

Use Booth's Algorithm to compute -43 \* 37 (numbers given in decimal). Show all your work.

## Question 3. [4 MARKS]

In the image below, highlight the datapath for the following instruction: bgtz \$t0, LABEL1



## Question 4. [4 MARKS]

Draw lines connecting the Verilog modules which have equivalent behaviour

```
module theta(A, B, C);
input A, B;
output C;
assign C = (~A & ~B) | ~A;
endmodule
```

```
module beta(A, B, C);
input A, B;
output C;
wire D, E;
or (C, A, E);
and (E, D, B);
not (D, A);
endmodule
```

```
module gamma(A, B, C);
input A, B;
output C;
wire D, E;
and (D, A, B);
nor (E, A, B);
or (C, D, E);
endmodule
```

module sigma(A, B, C); input A, B; output C; assign C = (A == B); endmodule module epsilon(A, B, C); input A, B; output C; assign C = A ^ B; endmodule

```
module alpha(A, B, C);
input A, B;
output C;
wire D, E, F, G;
not (D, A);
not (E, B);
and (F, D, B);
and (G, E, A);
or (C, F, G);
endmodule
```

```
module delta(A, B, C);
input A, B;
output C;
wire D;
or (D, A, B);
nand (C, A, D);
endmodule
```

module omega(A, B, C); input A, B; output C; assign C = A | (~A & B); endmodule

#### Question 5. [6 MARKS]

Consider the following Verilog module:

```
module mystery (Q, D, L, E, C, R);
input [7:0] D;
input L, E, C, R;
output reg [7:0] Q;
always @posedge C, negedge R)
if (~R)
        Q <= 0;
else if (L):
        Q <= D;
else if (E)
        Q <= Q + 1;
endmodule
```

Part (a) [3 MARKS]

In one sentence, what does the module do?

#### Part (b) [3 MARKS]

What is the purpose/function of each of the following signals?

- Q
- D
- L
- E
- C
- R

.

#### Question 6. [12 MARKS]

Part (a) [4 MARKS]

In the opposite page, draw the flow-chart for a function **between** that takes 3 parameters, max, min and x (in that order), and returns 1 if MIN  $\leq x \leq$  MIN, and 0 otherwise.

<-- Your flow chat goes there

Part (b) [8 MARKS]

In the space below, write the assembly code for **between** including any data declarations and all comments and labels.

#### Question 7. [13 MARKS]

Assuming you have a properly designed and coded function called *is\_vowel*, which takes the ascii value of a letter as input, and returns 1 if that letter is a vowel, and 0 otherwise. Write a program that declares a string, replaces all of the vowels in that string with the letter 'X', and then prints the result to the console. You must include all data declarations and complete comments.

# MIPS Reference Sheet

You may remove this sheet, nothing on this page will be marked

Arithmetic Instructions							
Instruction	Opcode/Function	Syntax	Operation				
add	100000	\$d, \$s, \$t	\$d = \$s + \$t				
addu	100001	\$d, \$s, \$t	\$d = \$s + \$t				
addi	001000	\$t, \$s, i	\$t = \$s + SE(i)				
addiu	001001	\$t, \$s, i	\$t = \$s + SE(i)				
div	011010	\$s, \$t	lo = \$s / \$t; hi = \$s % \$t				
divu	011011	\$s, \$t	lo = \$s / \$t; hi = \$s % \$t				
mult	011000	\$s, \$t	hi:lo = \$s * \$t				
multu	011001	\$s, \$t	hi:lo = \$s * \$t				
sub	100010	\$d, \$s, \$t	\$d = \$s - \$t				
subu	100011	\$d, \$s, \$t	\$d = \$s - \$t				
	Loc	rical Instruction	r				
Instruction	Instruction Oncode/Function Suntay Operation						
and	100100	\$d \$a \$+	$\$d = \$c \$ \$^+$				
andi	001100	φα, φδ, φι Φ+ Φα ;	$\varphi \mathbf{u} = \varphi \mathbf{S} \otimes \varphi \mathbf{U}$ $\Phi \mathbf{t} = \Phi_{\mathbf{c}} \otimes \nabla \mathbf{E}(\mathbf{i})$				
anui	100111	φι, φδ, 1 φα φα φ+	$\varphi_{L} = \varphi_{S} \otimes \Delta E(1)$				
	100111	φα, φδ, φι Φα Φα Φ+	$\phi_d = \phi_d + \phi_d$				
ori	100101	φα, φδ, φι Φ+ Φα ÷	$\varphi \alpha - \varphi S + \varphi c$				
110	1001101	Φι, ΦΝ, Ι Φι Φι Φι					
xor	100110	φα, φς, φτ	$\mathfrak{p}\mathfrak{q} = \mathfrak{p}\mathfrak{s}  \mathfrak{p}\mathfrak{l}$				
xori	001110	<b>Φ</b> τ, <b>Φ</b> S, 1	$\mathfrak{F} \mathfrak{t} = \mathfrak{F} \mathfrak{S} \mathfrak{L} \mathfrak{L} \mathfrak{L} \mathfrak{L} \mathfrak{L} \mathfrak{L} \mathfrak{L} L$				
	Sł	nift Instructions					
Instruction	Opcode/Function	Syntax	Operation				
sll	000000	\$d, \$t, a	\$d = \$t << a				
sllv	000100	\$d, \$t, \$s	\$d = \$t << \$s				
sra	000011	\$d, \$t, a	\$d = \$t >> a				
srav	000111	\$d, \$t, \$s	\$d = \$t >> \$s				
srl	000010	\$d, \$t, a	\$d = \$t >>> a				
srlv	000110	\$d, \$t, \$s	\$d = \$t >>> \$s				
	Data M	ovement Instru	ctions				
Instruction	Opcode/Function	Syntax	Operation				
mfhi	010000	\$d	\$d = hi				
mflo	010010	\$d	\$d = 10				
mthi	010001	\$s	hi = \$s				
mtlo	010011	\$s	lo = \$s				
	<u> </u>	1 T · · ·	• **				
<b>.</b>	Branch Instructions						
Instruction	Upcode/Function	Syntax	Uperation				
beq	000100	\$\$, \$t, label	11 (\$s == \$t) pc <- label				
bgtz	000111	\$s, label	11 (\$s > 0) pc <- label				
blez	000110	\$s, label	if (\$s <= 0) pc <- label				
bne	000101	\$s, \$t, label	if (\$s != \$t) pc <- label				

Jump Instructions							
Instruction	Opcode/Function	Syntax	Operation				
j	000010	label	pc <- label				
jal	000011	label	<pre>\$ra = pc; pc &lt;- label</pre>				
jalr	001001	\$s	\$ra = pc; pc = \$s				
jr	001000	\$s	pc = \$s				
Comparison Instructions							
Instruction	Opcode/Function	Syntax	Operation				
slt	101010	\$d, \$s, \$t	\$d = (\$s < \$t)				
sltu	101001	\$d, \$s, \$t	\$d = (\$s < \$t)				
slti	001010	\$t, \$s, i	t = (s < SE(i))				
sltiu	001001	\$t, \$s, i	<pre>\$t = (\$s &lt; SE(i))</pre>				
Memory Instructions							
Instruction	Opcode/Function	Syntax	Operation				
lb	100000	\$t, i (\$s)	\$t = SE (MEM [\$s + i]:1)				
lbu	100100	\$t, i (\$s)	\$t = ZE (MEM [\$s + i]:1)				
lh	100001	\$t, i (\$s)	\$t = SE (MEM [\$s + i]:2)				
lhu	100101	\$t, i (\$s)	\$t = ZE (MEM [\$s + i]:2)				
lw	100011	\$t, i (\$s)	\$t = MEM [\$s + i]:4				
sb	101000	\$t, i (\$s)	MEM [\$s + i]:1 = LB (\$t)				
sh	101001	\$t, i (\$s)	MEM [\$s + i]:2 = LH (\$t)				
SW	101011	\$t, i (\$s)	MEM [\$s + i]:4 = \$t				
Pseudo Instructions							
Instruction	Opcode/Function	Syntax	Operation				
la	N/A	\$t, label	\$t = SE (MEM [label]:1)				
li	N/A	\$t, i	\$t = i				
syscall	N/A		Call system trap, trapcode is in \$v0				
Trap Codes							
Service	Trap Code Inp	Input/Output					
$\mathtt{print}_{-}\mathtt{int}$	1 \$a0	0 is int to print					
print_string	4 \$a0	is address of ASCIIZ string to print					
${\tt read\_int}$	5 \$v0	is int read					
read_string	8 \$a0	is address o	of buffer, \$a1 is buffer size in bytes				
exit	10						